

A-1
CMA

1. (Amended) A method of programming a multi-level flash memory using a sensing circuit that includes a comparator, a reference current supply unit, a sense amplifier driving determining circuit, and a register array, the method comprising:

a data storing step of storing data, in a register, corresponding to a level to be programmed; (col 7, line 65 - col 8, line 4)

a second level program step of, after a first program voltage is applied to word lines, turning off the sensing circuit to maintain a threshold voltage at a first level voltage when the data stored in the register is a first memory cell being a first data, and performing a program to raise the threshold voltage to a second level when the data stored in the register is a remaining memory cells is other than the first data; (col 8, line 5 - 22)

a third level program step of, after a second program voltage is applied to the word lines, turning off the sensing circuit to maintain the threshold voltage when the data stored in the register is one of the first being the first data and a second memory cell being a second data, and performing a program to raise the threshold voltage to a third level when the data stored in the register is a remaining memory cells is other than one of the first and second data; and (col 8, line 23 - 37)

a fourth level program step of, after a third program voltage is applied to the word lines, turning off the sensing circuit to maintain the threshold voltage when the data stored in the register is one of the first memory cell being the first data, the second memory cell being the second data, and a third memory cell being a third data, and performing a program to raise the threshold voltage to a

program

not clear data is not a cell.

?

fourth level when the data stored in the register is a remaining memory cells is other than one of the first data, the second data, and the third data. (col 8, line 38-52)

A7
cont

2.(Amended) The method according to claim 1, wherein the first data is "11," the second data is "10," the third data is "01," and the fourth data is "00."

(col 3, line 51-67) (also 6)

3.(Amended) The method according to claim 1, wherein the register includes a number of bits that represent all numbers of levels by which the memory cells can be programmed so that data on the level to be programmed is stored.

(col. 7, line 13-23)

4.(Amended) The method according to claim 1, wherein the sensing circuit is turned OFF and ON by the sense amplifier driving determining circuit depending on the first to fourth data stored in the register. (col 10, line 6-61)

5.(Amended) The method according to claim 1, further including an automatic verification program method, wherein an operation of the automatic verification program method is stopped at a time when the threshold voltage of the memory cells becomes higher than a reference cell of the reference current supply unit by comparing a reference current generated in the reference current supply unit with a drain current of the memory cells using the comparator. (fig 6, step 53, 57, 511)

(col 13, line 33-45)

A7
cent

Lead

10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100

10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100

a second initialization step of setting to apply a second read voltage to the word lines, and to allow the counter to output a second data;

a second read step of sequentially comparing a second reference current of the reference current supply unit with a drain current of the plurality of memory cells in the comparator only when the first memory cell is not read, and then

A1
CWTB

storing the second data at a corresponding register to define a second memory cell when the threshold voltage is lower than the reference cell, and maintaining the fourth data stored in the register to complete the read operation of the second memory cell when the threshold voltage is lower than the reference cell;

a third initialization step of setting to apply a third read voltage to the word lines, and to allow the counter to output a third data; and

a third read step of sequentially comparing a third reference current of the reference current supply unit with a drain current of the plurality of memory cells in the comparator only when one of the first and second memory cells is not read, and then storing the third data at a corresponding register to define a third memory cell when the threshold voltage is lower than the reference cell, and maintaining the fourth data stored in the register to complete the read operation of the third and fourth memory cells when the threshold voltage is lower than the reference cell.

8.(Amended) The method according to claim 7, wherein the register includes a number of bits that represent all numbers of levels by which the memory cells can be programmed to allow more than 2 bits to be stored when data in the multi-bit flash memory cell is more than 2 bits.

A-7
EM

9.(Amended) The method according to claim 7, wherein the sense amplifier driving determining circuit determines whether the sensing circuit has to be driven depending on the data stored in the register.

10.(Amended) The method according to claim 7, wherein the first to third read voltages applied to the word lines are sequentially applied from a low voltage, and each correspond to a medium voltage of the threshold voltage levels.

11.(Amended) The method according to claim 7, wherein the first data is "11," the second data is "10," the third data is "01," and the fourth data is "00."

12.(Amended) The method according to claim 7, wherein the third read step detects only data of upper bits among data stored in the register, and then determines them to be one of the first and second memory cell when the data of upper bits is "1" to be remaining cells when the data of upper bits is "0."

13.(Amended) The method according to claim 7, wherein the sensing circuit is turned OFF and ON by the sense amplifier driving determining circuit depending on the first to fourth data stored in the register.